|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
INTEGRATED CIRCUITS 74LV86 Quad 2-input EXCLUSIVE-OR gate Product specification Supersedes data of 1997 Feb 03 IC24 Data Handbook 1998 Apr 20 Philips Semiconductors Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 FEATURES * Wide Operating voltage: 1.0 to 5.5 V * Optimized for low voltage applications: 1.0 to 3.6 V * Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V * Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, * Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V, * Output capability: standard * ICC category: SSI QUICK REFERENCE DATA GND = 0 V; Tamb = 25C; tr = tf 2.5 ns SYMBOL tPHL/tPLH CI CPD PARAMETER Propagation delay nA, nB to nY Input capacitance Power dissipation capacitance per gate Tamb = 25C Tamb = 25C DESCRIPTION The 74LV86 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT86. The 74LV86 provides the 2-input EXCLUSIVE-OR function. CONDITIONS CL = 15 pF; VCC = 3.3 V VI = GND to VCC1 TYPICAL 11 3.5 30 UNIT ns pF pF NOTE: 1. CPD is used to determine the dynamic power dissipation (PD in W) fo) where: PD = CPD x VCC2 x fi ) (CL x VCC2 fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage in V; (CL x VCC2 x fo) = sum of the outputs. ORDERING INFORMATION PACKAGES 14-Pin Plastic DIL 14-Pin Plastic SO 14-Pin Plastic SSOP Type II 14-Pin Plastic TSSOP Type I TEMPERATURE RANGE -40C to +125C -40C to +125C -40C to +125C -40C to +125C OUTSIDE NORTH AMERICA 74LV86 N 74LV86 D 74LV86 DB 74LV86 PW NORTH AMERICA 74LV86 N 74LV86 D 74LV86 DB 74LV86PW DH PKG. DWG. # SOT27-1 SOT108-1 SOT337-1 SOT402-1 PIN CONFIGURATION 1A 1B 1Y 2A 2B 2Y GND 1 2 3 4 5 6 7 14 13 12 11 10 9 8 VCC 4B 4A 4Y 3B 3A 3Y LOGIC SYMBOL (IEEE/IEC) 1 2 =1 3 4 5 =1 6 9 10 =1 8 12 =1 SV00481 11 13 SV00479 1998 Apr 20 2 853-1892 19255 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 PIN DESCRIPTION PIN NUMBER 1, 4, 9, 12 2, 5, 10, 13 3, 6, 8, 11 7 14 SYMBOL 1A - 4A 1B - 4B 1Y - 4Y GND VCC Data inputs Data inputs Data outputs Ground (0 V) Positive supply voltage FUNCTION FUNCTION TABLE INPUTS nA L L H H NOTES: H = HIGH voltage level L = LOW voltage level nB L H L H OUTPUTS nY L H H L LOGIC SYMBOL 1 1A 2 1B 4 2A 5 2B 9 3A 10 3B 12 4A 13 4B 1Y 2Y 3Y 4Y 3 6 LOGIC DIAGRAM (ONE GATE) A 8 11 B Y SV00480 SV00478 RECOMMENDED OPERATING CONDITIONS SYMBOL VCC VI VO Tamb Input voltage Output voltage Operating ambient temperature range in free air See DC and AC characteristics VCC = 1.0V to 2.0 V VCC = 2.0V to 2.7 V VCC = 2.7V to 3.6 V VCC = 3.6V to 5.5 V PARAMETER DC supply voltage CONDITIONS See Note 1 MIN 1.0 0 0 -40 -40 TYP. 3.3 MAX 5.5 VCC VCC +85 +125 500 200 100 50 UNIT V V V C tr, tf Input rise and fall times ns/V NOTE: 1. The LV is guaranteed to function down to VCC = 1.0V (input levels GND or VCC); DC characteristics are guaranteed from VCC = 1.2V to VCC = 5.5 V. ABSOLUTE MAXIMUM RATINGS1, 2 In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V). SYMBOL VCC "IIK "IOK "IO "IGND, "ICC Tstg PTOT PARAMETER DC supply voltage DC input diode current DC output diode current DC output source or sink current - standard outputs DC VCC or GND current for types with - standard outputs Storage temperature range Power dissipation per package - plastic DIL - plastic mini-pack (SO) - plastic shrink mini-pack (SSOP and TSSOP) for temperature range: -40 to +125C above +70C derate linearly with 12 mW/K above +70C derate linearly with 8 mW/K above +60C derate linearly with 5.5 mW/K VI < -0.5 or VI > VCC + 0.5V VO < -0.5 or VO > VCC + 0.5V -0.5V < VO < VCC + 0.5V CONDITIONS RATING -0.5 to +7.0 20 50 25 50 -65 to +150 750 500 400 UNIT V mA mA mA mA C mW NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 1998 Apr 20 3 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 DC ELECTRICAL CHARACTERISTICS Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V). LIMITS SYMBOL PARAMETER TEST CONDITIONS MIN VCC = 1.2 V VIH HIGH level Input voltage VCC = 2.0 V VCC = 2.7 to 3.6 V VCC = 4.5 to 5.5 V VCC = 1.2 V VIL LOW level Input voltage VCC = 2.0 V VCC = 2.7 to 3.6 V VCC = 4.5 to 5.5 VCC = 1.2 V; VI = VIH or VIL; -IO = 100A VOH HIGH level output voltage all outputs out uts voltage; VCC = 2.0 V; VI = VIH or VIL; -IO = 100A VCC = 2.7 V; VI = VIH or VIL; -IO = 100A VCC = 3.0 V; VI = VIH or VIL; -IO = 100A VCC = 4.5 V; VI = VIH or VIL; -IO = 100A VOH HIGH level output voltage; g STANDARD outputs VCC = 3.0 V; VI = VIH or VIL; -IO = 6mA VCC = 4.5 V; VI = VIH or VIL; -IO = 12mA VCC = 1.2 V; VI = VIH or VIL; IO = 100A VOL LOW level output voltage out uts voltage; all outputs VCC = 2.0 V; VI = VIH or VIL; IO = 100A VCC = 2.7 V; VI = VIH or VIL; IO = 100A VCC = 3.0 V; VI = VIH or VIL; IO = 100A VCC = 4.5 V; VI = VIH or VIL; IO = 100A VOL LOW level output voltage; g STANDARD outputs Input leakage current Quiescent supply current; SSI Additional quiescent supply current per input VCC = 3.0 V; VI = VIH or VIL; IO = 6mA VCC = 4.5 V; VI = VIH or VIL; IO = 12mA VCC = 5.5 V; VI = VCC or GND VCC = 5.5V; VI = VCC or GND; IO = 0 VCC = 2.7 V to 3.6 V; VI = VCC -0.6 V 1.8 2.5 2.8 4.3 2.40 3.60 1.2 2.0 2.7 3.0 4.5 2.82 4.20 0 0 0 0 0 0.25 0.35 0.2 0.2 0.2 0.2 0.40 0.55 1.0 20.0 500 0.2 0.2 0.2 0.2 0.50 V 0.65 1.0 40 850 A A A V 1.8 2.5 2.8 4.3 2.20 V 3.50 V 0.9 1.4 2.0 0.7 NOTE: 1. All typical values are measured at Tamb = 25C. AC CHARACTERISTICS GND = 0V; tr = tf 2.5ns; CL = 50pF; RL = 1K SYMBOL PARAMETER WAVEFORM CONDITION VCC(V) 1.2 2.0 tPHL/tPLH Propagation delay nA, nB to nY Figure 1 2.7 3.0 to 3.6 4.5 to 5.5 NOTES: 1. Unless otherwise stated, all typical values are measured at Tamb = 25C. 2. Typical values are measured at VCC = 3.3 V. MIN LIMITS -40 to +85 C TYP1 70 24 18 132 32 24 19 16 41 30 24 20 ns MAX -40 to +125 C MIN MAX UNIT 1998 Apr 20 4 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 AC WAVEFORMS VM = 1.5 V at VCC 2.7 V and 3.6 V; VM = 0.5 x VCC at VCC < 2.7 V and 4.5 V; VOL and VOH are the typical output voltage drop that occur with the output load. TEST CIRCUIT Vcc Vl VI nA, nB INPUT GND t PHL VOH nY OUTPUT VOL VM RL = Load resistor t PLH VM PULSE GENERATOR RT D.U.T. VO 50pF CL RL= 1k Test Circuit for Outputs DEFINITIONS SV00477 CL = Load capacitance includes jig and probe capacitiance RT = Termination resistance should be equal to ZOUT of pulse generators. Figure 1. Input (nA, nB) to output (nY) propagation delays and the output transition times. TEST tPLH/tPHL VCC < 2.7V 2.7-3.6V 4.5 V VI VCC 2.7V VCC SV00902 Figure 2. Load circuitry for switching times. 1998 Apr 20 5 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 1998 Apr 20 6 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 1998 Apr 20 7 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 1998 Apr 20 8 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 1998 Apr 20 9 Philips Semiconductors Product specification Quad 2-input EXCLUSIVE-OR gate 74LV86 Data sheet status Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Production [1] Please consult the most recently issued datasheet before initiating or completing a design. Definitions Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 10-98 9397-750-04415 Philips Semiconductors yyyy mmm dd 10 |
Price & Availability of 74LV86PW |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |